It looks like nothing was found at this location. Maybe try one of the links below or a search?
Recent Posts
- Performance Engineering in High-Tech Systems: A Visit to CISTER Research Center
- Automatic Workload Inference Improves Scalability of DSE in Complex Systems
- The Journey from Offline to Online Conformance Checking for Microservice Applications
- Jesse Liauw-A-Fong Defends Master’s Thesis on Local Anomaly Detection in Smart Public Transport Vehicles
- MasCot Program: Bridging Academia and Industry for High-Tech Innovation in Bits & Chips Feature
Most Used Categories
- Publications (64)
- ESI (34)
- Status Updates (21)
- Master Students (14)
- PhD Students (14)
- Presentations (12)
- Projects (11)
- Tools (10)
- Conference Organization (6)
- Education (5)
Tags
arbitration
bandwidth regulation
cister
cloud
ComMA
cots
ctu prague
data-flow
domain-specific languages
dram
drampower
dse2.0
dynamics
ecrts
esi
evolvability
hazem
heuristic
hipeac
interfaces
kaiserslautern
karthik
low-power
manil
mapping
mascot
memory contention
memory controller
memory patterns
mixed-criticality
mixed-time-criticality
model-based engineering
multi-core
power estimation
process variation
real-time systems
resource sharing
schedulability
scheduling
sven
system performance
tdm
tue
uva
yonghui